Sheet 1 of 1

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. SERIAL NO. 100353-00185 Unknown 508,53

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

TACHIBANA, et al.	
FILING DATE	GROUP 2838
March 25, 2004	Unknown

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA			·			
	AB			·			
	AC						
	AD						
	AE						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRA YES	NSLAT	ION PART.
BT.	AF	05-204479	August 13, 1993	Japan		7			х
	AG	06-309052	November 4, 1994	Japan					х
	АН	08-186484	July 16, 1996	Japan					х
	AI	10-198447	July 31, 1998	Japan		i			x
	AJ	2001-147725	May 29, 2001	Japan					x
+	AK	2002-99336	April 5, 2002	Japan					х
Br.	AL	2003-78366	March 14, 2003	Japan	4				x

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)

BY	AM	G. Tzanateas, C.A.T. Salama, and Y.P. Tsividis, "A CMOS Bandgap Voltage Reference," IEEE Journal of Solid-State Circuits, Vol. SC-14, No. 3, pp. 655-657, June 1979
	AN	K.N. Leung, and P. K. T. Mok, "A Sub-1-V 15-ppm/°C CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Devices," IEEE Journal of Solid-State Circuits, Vol. 37, No. 4, pp. 526-530, April 2002
*	AO	A. Boni, "Op-Amps and Startup Circuits for CMOS Bandgap References With Near 1-V Supply," IEEE Journal of Solid-State Circuits, Vol. 37, No. 10, pp. 1339-1343, October 2002
		H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS Bandgap Reference Circuit with Sub-1-V Operation," IEEE Journal of Solid-State Circuits, Vol. 34, No. 5, pp. 670-674, May 1999

EXAMINER But	DATE CONSIDERED 6-21-2005

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.